You are here

The IP Subsystems Market to Reach a 17.6% CAGR through 2020, says Semico Research

As the semiconductor industry approaches the end of the second decade of the 21st century, substantial changes to the System-on-a-Chip (SoC) design methodology are taking shape. Instead of dealing with SoC design at the lowest common denominator – the discrete SIP block, SoC designers now look to move up a layer of abstraction to design with system level functionality to reduce the effort and cost associated with complex SoC designs today. The IP subsystem is the evolutionary step  designers are employing to infuse the right level of complexity, functionality and performance to meet quickly changing market requirements without experiencing a corresponding increase in design effort or design cycle time. A new research report from Semico , The IP Subsystems Market: An Evolving Landscape, forecasts that the CAGR  for all IP Subsystems will reach 17.6% by 2020.
"Most of these evolutionary forces are driven by the need to integrate more functionality in fewer devices at the system level and in ever-smaller system footprints", says Rich Wawrzyniak, Principal Analyst. " One method to accomplish this is through the use of 3rd Party SIP.  However as design costs and time to market pressures mount on SoC designers, it is becoming more and more difficult for these designers to accomplish their tasks in a timely and cost effective manner. This then sets the stage for the next evolutionary leap in the semiconductor market and SoC design landscape with the introduction of the IP Subsystem. In addition, there is evolution occurring within the IP Subsystem market itself as new types of subsystems enter the market, even with the introduction of the first 'distributed' subsystems within the design landscape."
Key findings of this new research include: 
  • The Americas market will experience strong growth over the forecast period to $320.8M by 2020.
  • The Chinese market will have a CAGR of 17.8% through 2020. 
  • Value Multicore SoCs are the second-largest user of IP Subsystems, reaching a CAGR of 23.0% by 2020.
  • More IP Subsystems are being introduced with internal interconnects or sophisticated bus structures to make the highest level of performance available to the designer and user.
Semico Research's new report, The IP Subsystems Market: An Evolving Landscape, SC101-16, is an extensive analysis of 13 IP Subsystem categories and what role they will play in the SoC market.  It contains 62 tables and 97 figures in 142 pages.
The 13 categories include:
• Memory
• Computing
• Communication
• Storage
• Security
• Multi Media
• System Resource Management
• Video
• IoT Platform
• Audio
• Embedded Vision
• Power Management
• Embedded Debug
Other data contained in the report:
  • Analysis of historic trends that have come together to create the IP Subsystem market and a view towards how the future will evolve
  • 7 SoC product types by design start and process geometry
  • Actuals for all Subsystem categories, applications, unit shipments and design starts for 2013 – 2015 and forecast data for 2016 – 2020
  • Profiles of the different business models currently in play in this market
  • Information and block diagrams on the 17 IP vendors who have entered the IP Subsystem market to date
  • A list of 17 IP Subsystem vendors and their products including;  Analog Bits, Andes Technology, ARM, Arteris, Cadence, CAST, Ceva, Chip Start, Imagination Technologies, INSIDE Secure, IP Extreme, Mobiveil, Open Silicon, Sonics, Synopsys, Tensilica (Acquired by Cadence), UltraSoC
The report includes a Word Document  and an accompanying Excel spreadsheet.
Related Semico Research:
For pricing and additional information please contact:
Rick Vogelei
Business Development 
About Semico Research
Semico is a semiconductor marketing & consulting research company located in Phoenix, Arizona. We offer custom consulting, portfolio packages, individual market research studies and premier industry conferences.

Monthly archive