



- ◆ Data
- ◆ Analysis
- ◆ Knowledge

## New Directions in the EDA Market: Designing with AI Tools

**SC109-20**

**October 2020**

© Copyright Semico Research, 2020. All rights reserved.

Reproduction in whole or part is prohibited without the express written permission of Semico.

The contents of this report represent the interpretation and analysis of statistics and information that is generally available to the public or released by responsible agencies or individuals, but is not guaranteed as to its accuracy or completeness.





# Table of Contents

---

<b>Table of Contents .....</b>	<b>i</b>
<b>List of Tables .....</b>	<b>ii</b>
<b>List of Figures .....</b>	<b>iii</b>
<b>I. Executive Overview .....</b>	<b>4</b>
<b>II. Report Focus and Scope.....</b>	<b>8</b>
<b>III. Changes in the Marketplace.....</b>	<b>9</b>
Design Productivity Gap.....	15
The Rise of AI, Deep Learning and Machine Learning .....	18
<b>IV. Complex SoC Market Trends and Drivers: 2020 .....</b>	<b>22</b>
Definitions for Categories that Comprise Complex SoC Silicon Design .....	22
Definitions for Categories that Comprise Complex SoC Software Design....	23
<b>V. Embedded Software Design Costs.....</b>	<b>25</b>
<b>VI. Impact of EDA Tools with AI Functionality.....</b>	<b>29</b>
<b>VII. EDA Market Revenue Forecast.....</b>	<b>36</b>
Potential Savings for Design Costs Through Use of EDA Tools with AI Functionality .....	38
<b>VIII. Metrics for a Representative SoC Design at 14 nm .....</b>	<b>41</b>
Detailed Definitions for SoC by Type .....	41
Target Market Metrics .....	44
Design Costs with and Without Using AI EDA Tools .....	45
Quantifying the Impact on Time to Market Acceleration using AI-EDA Tools .....	47
Impact on Derivative SoC Designs .....	53
The Future of AI in the EDA Market.....	53
<b>IX. Summary.....</b>	<b>55</b>

## List of Tables

---

Table 1: Proxy SoC Design to Compare Effect of AI Tool Functionality .....	6
Table 2: Areas of SoC Design that Drive Silicon Complexity .....	10
Table 3: TSMC Metrics for Current and Advanced Process Geometries .....	13
Table 4: Worldwide EDA Market Revenue Actuals and Forecast 2018–2025 .....	37
Table 5: AI Penetration Rate into EDA Tools Market 2018–2025 .....	38
Table 6: Areas Where EDA Tools with AI Functionality Will Impact Silicon and Software Costs...	39
Table 7: Representative SoC Design at 14 nm .....	43
Table 8: Representative Market Metrics .....	44
Table 9: Silicon and Software SoC Design Costs at 14 nm .....	45
Table 10: Silicon and Software SoC Design Costs with AI Tools at 14 nm .....	46
Table 11: Silicon and Software SoC Design Cost Savings with AI Tools at 14 nm .....	46
Table 12: Comparison of Design Costs and Market Metrics.....	50

## List of Figures

---

Figure 1: The Evolution of the Data Center: 2008–2020 .....	9
Figure 2: A Plethora of Design Issues.....	11
Figure 3: AI Areas of Design Enhancement and Implementation.....	11
Figure 4: Growth in the Number and Complexity of Rule Checks by Process Geometry .....	12
Figure 5: Transistor Budget by Process Node .....	14
Figure 6: Altering the Design Productivity Gap.....	15
Figure 7: Projected Path of Impact of AI Functionality Added to EDA Tool Sets.....	17
Figure 8: Definitions for Types of AI Functionality.....	18
Figure 9: ML for Algorithm Selection in Formal Verification .....	19
Figure 10: Cadence’s Smart Proof Technology .....	20
Figure 11: Dynamic Engine Selection Driven by Reinforced Learning .....	21
Figure 12: Cadence’s View of System Development Today.....	26
Figure 13: Cadence’s View of Intelligent System Development Using Advanced Tools.....	26
Figure 14: Cadence’s View of Software Development and System Integration .....	27
Figure 15: Current Design Flow for Complex SoC Silicon from Synopsys .....	29
Figure 16: Synopsys Design Space Optimization Tool Using AI .....	30
Figure 17: Opportunities Across the Design Flow.....	31
Figure 18: ML-based Timing Optimization.....	32
Figure 19: Cadence Digital Full Flow Optimization with Machine Learning/AI Capability .....	33
Figure 20: Mentor Catapult HLS AI Toolkit Flow.....	34
Figure 21: Mentor Tools Integrate ML Infrastructures.....	35
Figure 22: Worldwide EDA Market Revenue Actuals and Forecast 2018–2025 .....	37
Figure 23: AI-EDA Market Revenue Actuals and Forecast 2018–2025 .....	38
Figure 24: Definition for SoC Types with AI Functionality Added.....	42
Figure 25: Impact of Market Entry Timing on SAM Units vs. TAM Units.....	48
Figure 26: Impact of Market Entry Timing on Revenues and Market Share .....	49
Figure 27: ASP and Revenue Declines Over Time .....	50
Figure 28: Comparison of Capital and Labor Necessary to Complete the SoC.....	51
Figure 29: Return on Design Investment: Breakeven Point.....	52