

# **ASIC Design Starts 2022: New Applications and AI Become Market Drivers**

March 2022

SC107-22

© Copyright Semico Research, 2022. All rights reserved.

Reproduction in whole or part is prohibited without the express written permission of Semico.

The contents of this report represent the interpretation and analysis of statistics and information that is generally available to the public or released by responsible agencies or individuals, but is not guaranteed as to its accuracy or completeness.

# Table of Contents

---

<b>Table of Contents</b> .....	<b>i</b>
<b>List of Tables</b> .....	<b>ii</b>
<b>List of Figures</b> .....	<b>iv</b>
<b>Executive Overview</b> .....	<b>6</b>
<b>Introduction</b> .....	<b>7</b>
ASIC Design Start Coverage .....	7
Methodology.....	8
Key End-Use Applications .....	8
<b>Changes in the SoC Design Methodology</b> .....	<b>11</b>
<b>Key Assumptions for ASIC Design Starts</b> .....	<b>14</b>
Internet of Things Market Evolution .....	15
Artificial Intelligence .....	16
ASIC Design Start Landscape in 2008-2012 and 2019-2025 .....	17
<b>ASIC Design Starts by End-Use Category</b> .....	<b>28</b>
Analog ASIC Design Starts and Unit Volumes .....	28
Mixed-Signal ASIC Design Starts and Unit Volumes .....	30
Advanced Performance Multicore SoC ASIC Design Starts and Unit Volumes .....	32
Value Multicore SoC ASIC Design Starts and Unit Volumes .....	34
Basic SoC ASIC Design Starts and Unit Volumes .....	36
PLD ASIC Design Starts and Unit Volumes .....	38
FPGA ASIC Design Starts and Unit Volumes .....	40
Gate Array ASIC Design Starts and Unit Volumes.....	42
Structured ASIC Design Starts and Unit Volumes .....	44
<b>ASIC Design Starts by Average Gate Count</b> .....	<b>46</b>
<b>ASIC Design Starts by Process Geometry</b> .....	<b>63</b>
<b>ASIC Design Starts by Region</b> .....	<b>80</b>
<b>Summary</b> .....	<b>91</b>

## List of Tables

---

Table 1. Total ASIC Design Starts by Device Type.....	22
Table 2. Total Worldwide ASIC Unit Shipments .....	23
Table 3. Total Identified ASIC Design Starts by Application .....	24
Table 4. Total Worldwide ASIC Unit Volumes by Application .....	25
Table 5. Total Worldwide Identified ASIC Design Starts by Product Family.....	26
Table 6. Total Worldwide Identified ASIC Unit Shipments by Product Family .....	27
Table 7. Total Worldwide Analog ASIC Design Starts .....	28
Table 8. Total Worldwide Analog ASIC Unit Volumes .....	29
Table 9. Total Worldwide Mixed-Signal ASIC Design Starts .....	30
Table 10. Total Worldwide Mixed-Signal ASIC Unit Volumes.....	31
Table 11. Total Worldwide Advanced Performance Multicore SoC ASIC Design Starts.....	32
Table 12. Total Worldwide Advanced Performance Multicore SoC ASIC Unit Volumes.....	33
Table 13. Total Worldwide Value Multicore SoC ASIC Design Starts .....	34
Table 14. Total Worldwide Value Multicore SoC ASIC Unit Volumes.....	35
Table 15. Total Worldwide Basic SoC ASIC Design Starts .....	36
Table 16. Total Worldwide Basic SoC ASIC Unit Volumes .....	37
Table 17. Total Worldwide PLD ASIC Design Starts .....	38
Table 18. Total Worldwide PLD ASIC Unit Volumes .....	39
Table 19. Total Worldwide FPGA ASIC Design Starts.....	40
Table 20. Total Worldwide FPGA ASIC Unit Volumes.....	41
Table 21. Total Worldwide Gate Array ASIC Design Starts.....	42
Table 22. Total Worldwide Gate Array ASIC Unit Volumes .....	43
Table 23. Total Worldwide Structured ASIC Design Starts .....	44
Table 24. Total Worldwide Structured ASIC Unit Volumes .....	45
Table 25. Average Gate Count for Analog ASICs .....	47
Table 26. Average Gate Count for Gate Array ASICs .....	48
Table 27. Average Gate Count for Mixed-Signal ASICs.....	49
Table 28. Average Gate Count for Advanced Performance Multicore SoCs .....	50
Table 29. Average Gate Count for Value Multicore SoCs.....	51
Table 30. Average Gate Count for Basic SoCs.....	52
Table 31. Average Gate Count for PLD ASICs .....	53
Table 32. Average Gate Count for FPGA ASICs.....	54
Table 33. Average Gate Count for Structured ASICs .....	55
Table 34. Total Average Gate Count by Application Category .....	56
Table 35. Average Gate Count for Computing Designs .....	57
Table 36. Average Gate Count for Consumer Designs .....	58
Table 37. Average Gate Count for Communications Designs.....	59
Table 38. Average Gate Count for Transportation Designs.....	60
Table 39. Average Gate Count for Industrial Designs.....	61
Table 40. Total Average Gate Count by ASIC Product Type .....	62
Table 41. Analog Design Starts by Process Geometry.....	64
Table 42. Gate Array Design Starts by Process Geometry.....	66
Table 43. Mixed-Signal Design Starts by Process Geometry .....	67
Table 44. Advanced Performance Multicore SoC Design Starts by Process Geometry.....	68

Table 45. Value Multicore SoC Design Starts by Process Geometry .....	70
Table 46. Basic SoC Design Starts by Process Geometry .....	71
Table 47. PLD Design Starts by Process Geometry .....	73
Table 48. FPGA Design Starts by Process Geometry .....	75
Table 49. Structured ASIC Design Starts by Process Geometry.....	76
Table 50. Total ASIC Design Starts by Process Geometry.....	78
Table 51. Analog ASIC Design Starts by Region .....	81
Table 52. Gate Array Design Starts by Region .....	82
Table 53. Mixed-Signal Design Starts by Region.....	83
Table 54. Advanced Performance Multicore SoC Design Starts by Region .....	84
Table 55. Value Multicore SoC Design Starts by Region.....	85
Table 56. Basic SoC Design Starts by Region .....	86
Table 57. PLD Design Starts by Region .....	87
Table 58. FPGA Design Starts by Region.....	88
Table 59. Structured ASIC Design Starts by Region .....	89
Table 60. Total Design Starts by Region .....	90

## List of Figures

---

Figure 1. Revised Complexity Definitions for SoCs.....	12
Figure 2. Revised Complexity Definitions for SoCs.....	13
Figure 3. Worldwide Comparison of SoC and other ASIC Design Starts.....	18
Figure 4. Original SoC Designs without Derivative Designs.....	19
Figure 5. Original SoC Designs Compared to Derivative SoC Designs .....	20
Figure 6. Total ASIC Design Starts by Device Type .....	21
Figure 7. Total Worldwide ASIC Unit Volumes .....	22
Figure 8. Total Identified ASIC Design Starts by Application .....	23
Figure 9. Total ASIC Unit Volumes by Application Category .....	24
Figure 10. Total Identified ASIC Design Starts by Product Family .....	25
Figure 11. Total Identified ASIC Unit Volumes by Product Family .....	26
Figure 12. Total Analog ASIC Design Starts by Application Category .....	28
Figure 13. Total Analog ASIC Unit Volumes by Application Category .....	29
Figure 14. Total Mixed-Signal ASIC Design Starts by Application Category .....	30
Figure 15. Total Mixed-Signal ASIC Unit Volumes by Application Category.....	31
Figure 16. Total Advanced Performance Multicore SoC ASIC Design Starts by Application Category.....	32
Figure 17. Total Advanced Performance Multicore SoC ASIC Unit Volumes by Application Category.....	33
Figure 18. Total Value Multicore SoC ASIC Design Starts by Application Category .....	34
Figure 19. Total Value Multicore SoC ASIC Unit Volumes by Application Category.....	35
Figure 20. Total Basic SoC ASIC Design Starts by Application Category .....	36
Figure 21. Total Basic SoC ASIC Unit Volumes by Application Category .....	37
Figure 22. Total PLD ASIC Design Starts by Application Category .....	38
Figure 23. Total PLD ASIC Unit Volumes by Application Category .....	39
Figure 24. Total FPGA ASIC Design Starts by Application Category.....	40
Figure 25. Total FPGA ASIC Unit Volumes by Application Category.....	41
Figure 26. Total Gate Array ASIC Design Starts by Application Category.....	42
Figure 27. Total Gate Array ASIC Unit Volumes by Application Category.....	43
Figure 28. Total Structured ASIC Design Starts by Application Category .....	44
Figure 29. Total Structured ASIC Unit Volumes by Application Category .....	45
Figure 30. Average Gate Count for Analog ASICs .....	47
Figure 31. Average Gate Count for Gate Array ASICs.....	48
Figure 32. Average Gate Count for Mixed-Signal ASICs .....	49
Figure 33. Average Gate Count for Advanced Performance Multicore SoCs.....	50
Figure 34. Average Gate Count for Value Multicore SoCs.....	51
Figure 35. Average Gate Count for Basic SoCs .....	52
Figure 36. Average Gate Count for PLD ASICs .....	53
Figure 37. Average Gate Count for FPGA ASICs.....	54
Figure 38. Average Gate Count for Structured ASICs .....	55
Figure 39. Total Average Gate Count by Application Category .....	56
Figure 40. Average Gate Count for Computing Designs.....	57
Figure 41. Average Gate Count for Consumer Designs .....	58
Figure 42. Average Gate Count for Communications Designs .....	59

Figure 43. Average Gate Count for Transportation Designs.....	60
Figure 44. Average Gate Count for Industrial Designs .....	61
Figure 45. Total Average Gate Count by ASIC Product Type .....	62
Figure 46. Analog Design Starts by Process Geometry.....	64
Figure 47. Gate Array Design Starts by Process Geometry .....	65
Figure 48. Mixed-Signal Design Starts by Process Geometry .....	66
Figure 49. Advanced Performance Multicore SoC Design Starts by Process Geometry .....	68
Figure 50. Value Multicore SoC Design Starts by Process Geometry .....	69
Figure 51. Basic SoC Design Starts by Process Geometry.....	71
Figure 52. PLD Design Starts by Process Geometry.....	73
Figure 53. FPGA Design Starts by Process Geometry .....	74
Figure 54. Structured ASIC Design Starts by Process Geometry .....	76
Figure 55. Total ASIC Design Starts by Process Geometry .....	77
Figure 56. Analog ASIC Design Starts by Region.....	81
Figure 57. Gate Array Design Starts by Region.....	82
Figure 58. Mixed-Signal Design Starts by Region .....	83
Figure 59. Advanced Performance Multicore SoC Design Starts by Region.....	84
Figure 60. Value Multicore SoC Design Starts by Region .....	85
Figure 61. Basic SoC Design Starts by Region .....	86
Figure 62. PLD Design Starts by Region .....	87
Figure 63. FPGA Design Starts by Region .....	88
Figure 64. Structured ASIC Design Starts by Region.....	89
Figure 65. Total ASIC Design Starts by Region.....	90