ASIC Design Starts 2019:
New Applications and AI
Become Market Drivers

July 2019

Study No. SC107-19
© Copyright Semico Research, 2019. All rights reserved.

Reproduction in whole or part is prohibited without the express written permission of Semico.

The contents of this report represent the interpretation and analysis of statistics and information that is generally available to the public or released by responsible agencies or individuals, but is not guaranteed as to its accuracy or completeness.
# Table of Contents

Table of Contents ......................................................................................................... i
List of Tables ............................................................................................................... ii
List of Figures ............................................................................................................. iv
Executive Overview .................................................................................................... 6
Introduction ............................................................................................................... 8
  ASIC Design Start Coverage .................................................................................... 8
  Methodology ........................................................................................................... 9
  Key End-Use Applications ..................................................................................... 10
Changes in the SoC Design Methodology ................................................................. 12
Key Assumptions for ASIC Design Starts ................................................................. 16
  Internet of Things Market Evolution ................................................................. 18
  Artificial Intelligence – Voice Activated Assistants .............................................. 19
  ASIC Design Start Landscape in 2008 - 2012 and 2018 - 2023 ............................ 19
ASIC Design Starts by End-Use Category ................................................................. 32
  Analog ASIC Design Starts and Unit Volumes ................................................. 32
  Mixed-Signal ASIC Design Starts and Unit Volumes ...................................... 34
  Advanced Performance Multicore SoC ASIC Design Starts and Unit Volumes  36
  Value Multicore SoC ASIC Design Starts and Unit Volumes ....................... 39
  Basic SoC ASIC Design Starts and Unit Volumes ........................................... 41
  PLD ASIC Design Starts and Unit Volumes ...................................................... 43
  FPGA ASIC Design Starts and Unit Volumes ................................................... 45
  Gate Array ASIC Design Starts and Unit Volumes .......................................... 47
  Structured ASIC Design Starts and Unit Volumes ........................................... 49
ASIC Design Starts by Design Complexity ............................................................. 51
ASIC Design Starts by Process Geometry .............................................................. 69
ASIC Design Starts by Region ............................................................................... 90
Summary ................................................................................................................ 101
  Impact of New Applications on Design Start Landscape .............................. 101
List of Tables

Table 1. Total Worldwide ASIC Design Starts ................................................................. 25
Table 2. Total Worldwide ASIC Unit Shipments .......................................................... 26
Table 3. Total Worldwide ASIC Design Starts by Application ..................................... 27
Table 4. Total Worldwide ASIC Unit Volumes by Application ...................................... 28
Table 5. Total Worldwide Identified ASIC Design Starts by Product Family ............... 29
Table 6. Total Worldwide Identified ASIC Unit Shipments by Product Family .............. 30
Table 7. Total Worldwide Analog ASIC Design Starts ................................................ 33
Table 8. Total Worldwide Analog ASIC Unit Volumes .................................................. 34
Table 9. Total Worldwide Mixed-Signal ASIC Design Starts ....................................... 35
Table 10. Total Worldwide Mixed-Signal ASIC Unit Volumes ...................................... 36
Table 11. Total Worldwide Advanced Performance Multicore SoC ASIC Design Starts ......................................................... 37
Table 12. Total Worldwide Advanced Performance Multicore SoC ASIC Unit Volumes ......................................................... 38
Table 13. Total Worldwide Value Multicore SoC ASIC Design Starts ............................ 39
Table 14. Total Worldwide Value Multicore SoC ASIC Unit Volumes ............................. 40
Table 15. Total Worldwide Basic SoC ASIC Design Starts .......................................... 41
Table 16. Total Worldwide Basic SoC ASIC Unit Volumes ............................................. 42
Table 17. Total Worldwide PLD ASIC Design Starts .................................................... 43
Table 18. Total Worldwide PLD ASIC Unit Volumes ...................................................... 44
Table 19. Total Worldwide FPGA ASIC Design Starts ................................................. 45
Table 20. Total Worldwide FPGA ASIC Unit Volumes ................................................... 46
Table 21. Total Worldwide Gate Array ASIC Design Starts ......................................... 47
Table 22. Total Worldwide Gate Array ASIC Unit Volumes .......................................... 48
Table 23. Total Worldwide Structured ASIC Design Starts ........................................ 49
Table 24. Total Worldwide Structured ASIC Unit Volumes ......................................... 50
Table 25. Analog Design Start Complexity by Application Category .............................. 52
Table 26. Gate Array Design Start Complexity by Application Category ......................... 53
Table 27. Mixed-Signal Design Start Complexity by Application Category ..................... 54
Table 28. Advanced Performance Multicore SoC Design Start Complexity by Application Category .............................................................................. 55
Table 29. Value Multicore SoC Design Start Complexity by Application Category ........... 56
Table 30. Basic SoC Design Start Complexity by Application Category ........................ 57
Table 31. PLD Design Start Complexity by Application Category ................................ 58
Table 32. FPGA Design Start Complexity by Application Category ............................. 59
Table 33. Structured ASIC Design Start Complexity by Application Category .............. 60
Table 34. Total Average Design Start Complexity by Application Category .................. 61
Table 35. Total Computer Design Start Complexity by Product Type ............................ 62
Table 36. Total Consumer Design Start Complexity by Product Type ............................ 64
Table 37. Total Communications Design Start Complexity by Product Type ................. 65
Table 38. Total Transportation Design Start Complexity by Product Type ..................... 66
Table 39. Total Industrial Design Start Complexity by Product Type ............................. 67
Table 40. Total Average Design Start Complexity by Product Type ............................. 68
Table 41. Analog Design Starts by Process Geometry .................................................... 71
Table 42. Gate Array Design Starts by Process Geometry ............................................. 73
Table 43. Mixed-Signal Design Starts by Process Geometry .......................................... 75
List of Figures

Figure 1. Revised Complexity Definitions for SoCs ................................................................. 13
Figure 2. Revised Complexity Definitions for SoCs ................................................................. 14
Figure 3. Worldwide Comparison of SoC and other ASIC Design Starts ................................. 20
Figure 4. Original SoC Designs without Derivative Designs .................................................. 22
Figure 5. Original SoC Designs Compared to Derivative SoC Designs ................................. 23
Figure 6. Total Worldwide ASIC Design Starts ................................................................. 24
Figure 7. Total Worldwide ASIC Unit Volumes ................................................................. 25
Figure 8. Total ASIC Design Starts by Application ............................................................. 26
Figure 9. Total ASIC Unit Volumes by Application Category .............................................. 27
Figure 10. Total Identified ASIC Design Starts by Product Family ...................................... 29
Figure 11. Total Identified ASIC Unit Volumes by Product Family ....................................... 30
Figure 12. Total Analog ASIC Design Starts by Application Category ................................ 32
Figure 13. Total Analog ASIC Unit Volumes by Application Category ................................ 33
Figure 14. Total Mixed-Signal ASIC Design Starts by Application Category ....................... 34
Figure 15. Total Mixed-Signal ASIC Unit Volumes by Application Category ....................... 35
Figure 16. Total Advanced Performance Multicore SoC ASIC Design Starts by Application Category ................................................................. 36
Figure 17. Total Advanced Performance Multicore SoC ASIC Unit Volumes by Application Category ................................................................. 37
Figure 18. Total Value Multicore SoC ASIC Design Starts by Application Category ............... 39
Figure 19. Total Value Multicore SoC ASIC Unit Volumes by Application Category ............... 40
Figure 20. Total Basic SoC ASIC Design Starts by Application Category ............................ 41
Figure 21. Total Basic SoC ASIC Unit Volumes by Application Category ............................ 42
Figure 22. Total PLD ASIC Design Starts by Application Category ..................................... 43
Figure 23. Total PLD ASIC Unit Volumes by Application Category ..................................... 44
Figure 24. Total FPGA ASIC Design Starts by Application Category .................................. 45
Figure 25. Total FPGA ASIC Unit Volumes by Application Category .................................. 46
Figure 26. Total Gate Array ASIC Design Starts by Application Category ............................ 47
Figure 27. Total Gate Array ASIC Unit Volumes by Application Category ............................ 48
Figure 28. Total Structured ASIC Design Starts by Application Category ........................... 49
Figure 29. Total Structured ASIC Unit Volumes by Application Category ........................... 50
Figure 30. Analog Design Start Complexity by Application Category .................................. 52
Figure 31. Gate Array Design Start Complexity by Application Category ............................ 53
Figure 32. Mixed-Signal Design Start Complexity by Application Category .......................... 54
Figure 33. Advanced Performance Multicore SoC Design Start Complexity by Application Category ................................................................. 55
Figure 34. Value Multicore SoC Design Start Complexity by Application Category ............... 56
Figure 35. Basic SoC Design Start Complexity by Application Category ............................. 57
Figure 36. PLD Design Start Complexity by Application Category ....................................... 58
Figure 37. FPGA Design Start Complexity by Application Category ................................... 59
Figure 38. Structured ASIC Design Start Complexity by Application Category .................. 60
Figure 39. Total Average Design Start Complexity by Application Category ....................... 61
Figure 40. Total Computer Design Start Complexity by Product Type ................................ 62
Figure 41. Total Consumer Design Start Complexity by Product Type ................................. 63
Figure 42. Total Communications Design Start Complexity by Product Type ........................................ 64
Figure 43. Total Transportation Design Start Complexity by Product Type ........................................ 65
Figure 44. Total Industrial Design Start Complexity by Product Type .................................................. 66
Figure 45. Total Average Design Start Complexity by Product Type .................................................... 67
Figure 46. Analog Design Starts by Process Geometry ................................................................. 70
Figure 47. Gate Array Design Starts by Process Geometry ............................................................ 72
Figure 48. Mixed-Signal Design Starts by Process Geometry ......................................................... 74
Figure 49. Advanced Performance Multicore SoC Design Starts by Process Geometry ...................... 76
Figure 50. Value Multicore SoC Design Starts by Process Geometry ................................................. 78
Figure 51. Basic SoC Design Starts by Process Geometry ............................................................. 80
Figure 52. PLD Design Starts by Process Geometry ........................................................................ 82
Figure 53. FPGA Design Starts by Process Geometry .................................................................. 84
Figure 54. Structured ASIC Design Starts by Process Geometry ................................................... 86
Figure 55. Total ASIC Design Starts by Process Geometry .......................................................... 87
Figure 56. Analog ASIC Design Starts by Region .......................................................................... 91
Figure 57. Gate Array Design Starts by Region ............................................................................. 92
Figure 58. Mixed-Signal Design Starts by Region .......................................................................... 93
Figure 59. Advanced Performance Multicore SoC Design Starts by Region ...................................... 94
Figure 60. Value Multicore SoC Design Starts by Region .............................................................. 95
Figure 61. Basic SoC Design Starts by Region .............................................................................. 96
Figure 62. PLD Design Starts by Region ...................................................................................... 97
Figure 63. FPGA Design Starts by Region .................................................................................. 98
Figure 64. Structured ASIC Design Starts by Region ..................................................................... 99
Figure 65. Total ASIC Design Starts by Region ........................................................................ 100
Figure 66. Impact of New Applications on the Design Start Landscape .......................................... 102
Figure 67. Impact of New Applications on Industry Unit Shipments .............................................. 104
Figure 68. Design Starts and Unit Shipments for New Applications as Percent of Total ............... 106