



SEMICO
Research Corporation

- ◆ Data
- ◆ Analysis
- ◆ Knowledge

ASIC Design Starts: Automotive on a Fast Track

April 2016

Study No. SC107-16

© Copyright Semico Research, 2016. All rights reserved.

Reproduction in whole or part is prohibited without the express written permission of Semico.

The contents of this report represent the interpretation and analysis of statistics and information that is generally available to the public or released by responsible agencies or individuals, but is not guaranteed as to its accuracy or completeness.

Table of Contents

| | |
|-----------------------------------------------------------------|-----------|
| Table of Contents | i |
| List of Tables | ii |
| List of Figures..... | iv |
| Executive Overview | 6 |
| Introduction..... | 8 |
| ASIC Design Start Coverage | 9 |
| Methodology | 9 |
| Key End-Use Applications | 11 |
| Changes in the SoC Design Methodology | 13 |
| Definitions of SoC | 15 |
| Key Assumptions for ASIC Design Starts | 15 |
| Internet of Things Market Evolution | 18 |
| ASIC Design Start Landscape in 2008 - 2012 and 2013 - 2014..... | 18 |
| ASIC Design Starts by End-Use Category..... | 30 |
| ASIC Design Starts by Design Complexity..... | 48 |
| ASIC Design Starts by Process Geometry | 65 |
| ASIC Design Starts by Region..... | 78 |
| Summary..... | 89 |
| Impact of New Applications on Design Start Landscape | 89 |

List of Tables

| | |
|----------------------------------------------------------------------------------------------------|----|
| Table 1. Total Worldwide ASIC Design Starts | 23 |
| Table 2. Total Worldwide ASIC Unit Shipments..... | 24 |
| Table 3. Total Worldwide ASIC Design Starts by Application..... | 25 |
| Table 4. Total Worldwide ASIC Unit Volumes | 26 |
| Table 5. Total Worldwide Identified ASIC Design Starts by Methodology..... | 27 |
| Table 6. Total Worldwide Identified ASIC Unit Shipments by Design Methodology..... | 28 |
| Table 7. Total Worldwide Analog ASIC Design Starts..... | 30 |
| Table 8. Total Worldwide Analog ASIC Unit Volumes..... | 31 |
| Table 9. Total Worldwide Mixed Signal ASIC Design Starts..... | 32 |
| Table 10. Total Worldwide Mixed Signal ASIC Unit Volumes..... | 33 |
| Table 11. Total Worldwide Advanced Performance Multicore SoC ASIC Design Starts | 34 |
| Table 12. Total Worldwide Advanced Performance Multicore SoC ASIC Unit Volumes | 35 |
| Table 13. Total Worldwide Value Multicore SoC ASIC Design Starts | 36 |
| Table 14. Total Worldwide Value Multicore SoC ASIC Unit Volumes | 37 |
| Table 15. Total Worldwide Basic SoC ASIC Design Starts..... | 38 |
| Table 16. Total Worldwide Basic SoC ASIC Unit Volumes..... | 39 |
| Table 17. Total Worldwide PLD ASIC Design Starts..... | 40 |
| Table 18. Total Worldwide PLD ASIC Unit Volumes..... | 41 |
| Table 19. Total Worldwide FPGA ASIC Design Starts | 42 |
| Table 20. Total Worldwide FPGA ASIC Unit Volumes | 43 |
| Table 21. Total Worldwide Gate Array ASIC Design Starts..... | 44 |
| Table 22. Total Worldwide Gate Array ASIC Unit Volumes | 45 |
| Table 23. Total Worldwide Structured ASIC Design Starts..... | 46 |
| Table 24. Total Worldwide Structured ASIC Unit Volumes..... | 47 |
| Table 25. Analog Design Start Complexity by Application Category | 49 |
| Table 26. Gate Array Design Start Complexity by Application Category | 50 |
| Table 27. Mixed Signal Design Start Complexity by Application Category..... | 51 |
| Table 28. Advanced Performance Multicore SoC Design Start Complexity by Application Category | 52 |
| Table 29. Value Multicore SoC Design Start Complexity by Application Category | 53 |
| Table 30. Basic SoC Design Start Complexity by Application Category | 54 |
| Table 31. PLD Design Start Complexity by Application Category..... | 55 |
| Table 32. FPGA Design Start Complexity by Application Category | 56 |
| Table 33. Structured ASIC Design Start Complexity by Application Category..... | 57 |
| Table 34. Total Average Design Start Complexity by Application Category | 58 |
| Table 35. Total Computer Design Start Complexity by Product Type..... | 59 |
| Table 36. Total Consumer Design Start Complexity by Product Type | 60 |
| Table 37. Total Communications Design Start Complexity by Product Type | 61 |
| Table 38. Total Automotive Design Start Complexity by Product Type..... | 62 |
| Table 39. Total Industrial Design Start Complexity by Product Type | 63 |
| Table 40. Total Average Design Start Complexity by Product Type | 64 |
| Table 41. Analog Design Starts by Process Geometry..... | 66 |
| Table 42. Gate Array Design Starts by Process Geometry..... | 67 |
| Table 43. Mixed Signal Design Starts by Process Geometry | 68 |
| Table 44. Advanced Performance Multicore SoC Design Starts by Process Geometry | 69 |
| Table 45. Value Multicore SoC Design Starts by Process Geometry..... | 70 |
| Table 46. Basic SoC Design Starts by Process Geometry | 72 |
| Table 47. PLD Design Starts by Process Geometry | 73 |
| Table 48. FPGA Design Starts by Process Geometry | 74 |
| Table 49. Structured ASIC Design Starts by Process Geometry | 75 |
| Table 50. Total ASIC Design Starts by Process Geometry | 77 |
| Table 51. Analog ASIC Design Starts by Region | 79 |
| Table 52. Gate Array Design Starts by Region | 80 |

| | |
|----------------------------------------------------------------------------|----|
| Table 53. Mixed Signal Design Starts by Region..... | 81 |
| Table 54. Advanced Performance Multicore SoC Design Starts by Region | 82 |
| Table 55. Value Multicore SoC Design Starts by Region | 83 |
| Table 56. Basic SoC Design Starts by Region | 84 |
| Table 57. PLD Design Starts by Region..... | 85 |
| Table 58. FPGA Design Starts by Region | 86 |
| Table 59. Structured ASIC Design Starts by Region..... | 87 |
| Table 60. Total Design Starts by Region..... | 88 |
| Table 61. Impact of New Applications of the Design Start Landscape | 90 |

List of Figures

| | |
|----------------------------------------------------------------------------------------------------|----|
| Figure 1. Revised Complexity Definitions for SoCs | 14 |
| Figure 2. Worldwide Comparison of SoC and other ASIC Design Starts | 19 |
| Figure 3. Original SoC Designs without Derivative Designs | 20 |
| Figure 4. Original SoC Designs Compared to Derivative SoC Designs..... | 22 |
| Figure 5. Total Worldwide ASIC Design Starts | 23 |
| Figure 6. Total Worldwide ASIC Unit Volumes | 24 |
| Figure 7. Total ASIC Design Starts by Application | 25 |
| Figure 8. Total ASIC Unit Volumes by Application Category..... | 26 |
| Figure 9. Total Identified ASIC Design Starts | 27 |
| Figure 10. Total Identified ASIC Unit Volumes by Product Family..... | 28 |
| Figure 11. Total Analog ASIC Design Starts by Application Category..... | 30 |
| Figure 12. Total Analog ASIC Unit Volumes by Application Category..... | 31 |
| Figure 13. Total Mixed Signal ASIC Design Starts by Application Category | 32 |
| Figure 14. Total Mixed Signal ASIC Unit Volumes by Application Category | 33 |
| Figure 15. Total Advanced Performance Multicore SoC ASIC Design Starts by Application Category.... | 34 |
| Figure 16. Total Advanced Performance Multicore SoC ASIC Unit Volumes by Application Category...35 | 35 |
| Figure 17. Total Value Multicore SoC ASIC Design Starts by Application Category..... | 36 |
| Figure 18. Total Value Multicore SoC ASIC Unit Volumes by Application Category..... | 37 |
| Figure 19. Total Basic SoC ASIC Design Starts by Application Category | 38 |
| Figure 20. Total Basic SoC ASIC Unit Volumes by Application Category | 39 |
| Figure 21. Total PLD ASIC Design Starts by Application Category | 40 |
| Figure 22. Total PLD ASIC Unit Volumes by Application Category | 41 |
| Figure 23. Total FPGA ASIC Design Starts by Application Category | 42 |
| Figure 24. Total FPGA ASIC Unit Volumes by Application Category | 43 |
| Figure 25. Total Gate Array ASIC Design Starts by Application Category..... | 44 |
| Figure 26. Total Gate Array ASIC Unit Volumes by Application Category..... | 45 |
| Figure 27. Total Structured ASIC Design Starts by Application Category | 46 |
| Figure 28. Total Structured ASIC Unit Volumes by Application Category | 47 |
| Figure 29. Analog Design Start Complexity by Application Category | 49 |
| Figure 30. Gate Array Design Start Complexity by Application Category | 50 |
| Figure 31. Mixed Signal Design Start Complexity by Application Category | 51 |
| Figure 32. Advanced Performance Multicore SoC Design Start Complexity by Application Category | 52 |
| Figure 33. Value Multicore SoC Design Start Complexity by Application Category | 53 |
| Figure 34. Basic SoC Design Start Complexity by Application Category | 54 |
| Figure 35. PLD Design Start Complexity by Application Category | 55 |
| Figure 36. FPGA Design Start Complexity by Application Category..... | 56 |
| Figure 37. Structured ASIC Design Start Complexity by Application Category | 57 |
| Figure 38. Total Average Design Start Complexity by Application Category | 58 |
| Figure 39. Total Computer Design Start Complexity by Product Type | 59 |
| Figure 40. Total Consumer Design Start Complexity by Product Type..... | 60 |
| Figure 41. Total Communications Design Start Complexity by Product Type | 61 |
| Figure 42. Total Transportation Design Start Complexity by Product Type | 62 |
| Figure 43. Total Industrial Design Start Complexity by Product Type | 63 |
| Figure 44. Total Average Design Start Complexity by Product Type..... | 64 |
| Figure 45. Analog Design Starts by Process Geometry..... | 66 |
| Figure 46. Gate Array Design Starts by Process Geometry..... | 67 |
| Figure 47. Mixed Signal Design Starts by Process Geometry..... | 68 |
| Figure 48. Advanced Performance Multicore SoC Design Starts by Process Geometry | 69 |
| Figure 49. Value Multicore SoC Design Starts by Process Geometry | 70 |
| Figure 50. Basic SoC Design Starts by Process Geometry..... | 71 |
| Figure 51. PLD Design Starts by Process Geometry..... | 73 |
| Figure 52. FPGA Design Starts by Process Geometry | 74 |

| | |
|-----------------------------------------------------------------------------|----|
| Figure 53. Structured ASIC Design Starts by Process Geometry..... | 75 |
| Figure 54. Total ASIC Design Starts by Process Geometry..... | 76 |
| Figure 55. Analog ASIC Design Starts by Region | 79 |
| Figure 56. Gate Array Design Starts by Region | 80 |
| Figure 57. Mixed Signal Design Starts by Region | 81 |
| Figure 58. Advanced Performance Multicore SoC Design Starts by Region | 82 |
| Figure 59. Value Multicore SoC Design Starts by Region..... | 83 |
| Figure 60. Basic SoC Design Starts by Region | 84 |
| Figure 61. PLD Design Starts by Region | 85 |
| Figure 62. FPGA Design Starts by Region..... | 86 |
| Figure 63. Structured ASIC Design Starts by Region | 87 |
| Figure 64. Total ASIC Design Starts by Region | 88 |
| Figure 65. Impact of New Applications on the Design Start Landscape..... | 90 |