

ASIC Design Starts: Recovery in the Markets

August 2010

Study No. SC105-10

© Copyright Semico Research, 2010. All rights reserved.

Reproduction in whole or part is prohibited without the express written permission of Semico.

The contents of this report represent the interpretation and analysis of statistics and information that is generally available to the public or released by responsible agencies or individuals, but is not guaranteed as to its accuracy or completeness.

Table of Contents

List of Tables	ii
List of Figures	iv
Preface.....	6
Executive Overview	7
Key End-Use Applications	8
ASIC Design Start Forecasts	10
Changes in the SoC Design methodology	10
Definitions of SoC	12
Key Assumptions for ASIC Design Starts.....	13
ASIC Design Landscape: 2000 - 2004.....	16
Decline in Design Starts that Reach Production	18
ASIC Design Start Landscape in 2008, 2009 and 2010.....	23
ASIC Design Starts by End-Use Category	32
ASIC Design Starts by Design Complexity.....	50
ASIC Design Starts by Process Geometry.....	68
ASIC Design Starts by Region	80
Summary	91

List of Tables

Table 1. Total Worldwide ASIC Design Starts	26
Table 2. Total Worldwide ASIC Unit Shipments.....	27
Table 3. Total Worldwide ASIC Design Starts	28
Table 4. Total Worldwide ASIC Unit Volumes	29
Table 5. Total Worldwide Identified ASIC Design Starts by Methodology.....	30
Table 6. Total Worldwide Identified ASIC Unit Shipments by Design Methodology.....	31
Table 7. Total Worldwide Analog ASIC Design Starts.....	33
Table 8. Total Worldwide Analog ASIC Unit Volumes.....	34
Table 9. Total Worldwide Mixed Signal ASIC Design Starts.....	35
Table 10. Total Worldwide Mixed Signal ASIC Unit Volumes.....	35
Table 11. Total Worldwide Advanced Performance Multicore SoC ASIC Design Starts	36
Table 12. Total Worldwide Advanced Performance Multicore SoC ASIC Unit Volumes	37
Table 13. Total Worldwide Value Multicore SoC ASIC Design Starts	38
Table 14. Total Worldwide Value Multicore SoC ASIC Unit Volumes	39
Table 15. Total Worldwide Basic SoC ASIC Design Starts.....	40
Table 16. Total Worldwide Basic SoC ASIC Unit Volumes.....	41
Table 17. Total Worldwide PLD ASIC Design Starts	42
Table 18. Total Worldwide PLD ASIC Unit Volumes.....	43
Table 19. Total Worldwide FPGA ASIC Design Starts	44
Table 20. Total Worldwide FPGA ASIC Unit Volumes	45
Table 21. Total Worldwide Gate Array ASIC Design Starts.....	46
Table 22. Total Worldwide Gate Array ASIC Unit Volumes	47
Table 23. Total Worldwide Structured ASIC Design Starts.....	48
Table 24. Total Worldwide Structured ASIC Unit Volumes.....	49
Table 25. Analog Design Start Complexity by Application Category	51
Table 26. Gate Array Design Start Complexity by Application Category	52
Table 27. Mixed Signal Design Start Complexity by Application Category.....	53
Table 28. Advanced Performance Multicore SoC Design Start Complexity by Application Category	54
Table 29. Value Multicore SoC Design Start Complexity by Application Category	55
Table 30. Basic SoC Design Start Complexity by Application Category	56
Table 31. PLD Design Start Complexity by Application Category.....	57
Table 32. FPGA Design Start Complexity by Application Category	58
Table 33. Structured ASIC Design Start Complexity by Application Category.....	59
Table 34. Total Average Design Start Complexity by Application Category	60
Table 35. Total Computer Design Start Complexity by Product Type.....	61
Table 36. Total Consumer Design Start Complexity by Product Type	63
Table 37. Total Communications Design Start Complexity by Product Type	64
Table 38. Total Automotive Design Start Complexity by Product Type.....	65
Table 39. Total Industrial Design Start Complexity by Product Type	66
Table 40. Total Average Design Start Complexity by Product Type	67
Table 41. Analog Design Starts by Process Geometry	69
Table 42. Gate Array Design Starts by Process Geometry	70
Table 43. Mixed Signal Design Starts by Process Geometry	72
Table 44. Advanced Performance Multicore SoC Design Starts by Process Geometry.....	73
Table 45. Value Multicore SoC Design Starts by Process Geometry.....	74
Table 46. Basic SoC Design Starts by Process Geometry	75
Table 47. PLD Design Starts by Process Geometry	76
Table 48. FPGA Design Starts by Process Geometry	77
Table 49. Structured ASIC Design Starts by Process Geometry	78
Table 50. Total ASIC Design Starts by Process Geometry	79
Table 51. Analog ASIC Design Starts by Region	81
Table 52. Gate Array Design Starts by Region	82
Table 53. Mixed Signal Design Starts by Region.....	83
Table 54. Advanced Performance Multicore SoC Design Starts by Region	84

Table 55. Value Multicore SoC Design Starts by Region	85
Table 56. Basic SoC Design Starts by Region	86
Table 57. PLD Design Starts by Region.....	87
Table 58. FPGA Design Starts by Region	88
Table 59. Structured ASIC Design Starts by Region.....	89
Table 60. Total Design Starts by Region.....	90

List of Figures

Figure 1. Revised Complexity Definitions for SoCs	12
Figure 2. Increase in SoC Design Costs	19
Figure 3. Worldwide Historical Semiconductor Revenues and Forecast	22
Figure 4. Worldwide Comparison of SoC and other ASIC Design Starts	24
Figure 5. Original SoC Designs without Derivative Designs	25
Figure 6. Total Worldwide ASIC Design Starts	26
Figure 7. Total Worldwide ASIC Unit Volumes	27
Figure 8. Total ASIC Design Starts by Application	28
Figure 9. Total ASIC Unit Volumes by Application Category	29
Figure 10. Total Identified ASIC Design Starts	30
Figure 11. Total Identified ASIC Unit Volumes by Product Family	31
Figure 12. Total Analog ASIC Design Starts by Application Category	32
Figure 13. Total Analog ASIC Unit Volumes by Application Category	33
Figure 14. Total Mixed Signal ASIC Design Starts by Application Category	34
Figure 15. Total Mixed Signal ASIC Unit Volumes by Application Category	35
Figure 16. Total Advanced Performance Multicore SoC ASIC Design Starts by Application Category	36
Figure 17. Total Advanced Performance Multicore SoC ASIC Unit Volumes by Application Category	37
Figure 18. Total Value Multicore SoC ASIC Design Starts by Application Category	38
Figure 19. Total Value Multicore SoC ASIC Unit Volumes by Application Category	39
Figure 20. Total Basic SoC ASIC Design Starts by Application Category	40
Figure 21. Total Basic SoC ASIC Unit Volumes by Application Category	41
Figure 22. Total PLD ASIC Design Starts by Application Category	42
Figure 23. Total PLD ASIC Unit Volumes by Application Category	43
Figure 24. Total FPGA ASIC Design Starts by Application Category	44
Figure 25. Total FPGA ASIC Unit Volumes by Application Category	45
Figure 26. Total Gate Array ASIC Design Starts by Application Category	46
Figure 27. Total Gate Array ASIC Unit volumes by Application Category	47
Figure 28. Total Structured ASIC Design Starts by Application Category	48
Figure 29. Total Structured ASIC Unit Volumes by Application Category	49
Figure 30. Analog Design Start Complexity by Application Category	51
Figure 31. Gate Array Design Start Complexity by Application Category	52
Figure 32. Mixed Signal Design Start Complexity by Application Category	53
Figure 33. Advanced Performance Multicore SoC Design Start Complexity by Application Category	54
Figure 34. Value Multicore SoC Design Start Complexity by Application Category	55
Figure 35. Basic SoC Design Start Complexity by Application Category	56
Figure 36. PLD Design Start Complexity by Application Category	57
Figure 37. FPGA Design Start Complexity by Application Category	58
Figure 38. Structured ASIC Design Start Complexity by Application Category	59
Figure 39. Total Average Design Start Complexity by Application Category	60
Figure 40. Total Computer Design Start Complexity by Product Type	61
Figure 41. Total Consumer Design Start Complexity by Product Type	62
Figure 42. Total Communications Design Start Complexity by Product Type	63
Figure 43. Total Automotive Design Start Complexity by Product Type	64
Figure 44. Total Industrial Design Start Complexity by Product Type	65
Figure 45. Total Average Design Start Complexity by Product Type	67
Figure 46. Analog Design Starts by Process Geometry	69
Figure 47. Gate Array Design Starts by Process Geometry	70
Figure 48. Mixed Signal Design Starts by Process Geometry	71
Figure 49. Advanced Performance Multicore SoC Design Starts by Process Geometry	72
Figure 50. Value Multicore SoC Design Starts by Process Geometry	73
Figure 51. Basic SoC Design Starts by Process Geometry	74
Figure 52. PLD Design Starts by Process Geometry	76

Figure 53. FPGA Design Starts by Process Geometry	77
Figure 54. Structured ASIC Design Starts by Process Geometry.....	78
Figure 55. Total ASIC Design Starts by Process Geometry	79
Figure 56. Analog ASIC Design Starts by Region	81
Figure 57. Gate Array Design Starts by Region	82
Figure 58. Mixed Signal Design Starts by Region	83
Figure 59. Advanced Performance Multicore SoC Design Starts by Region	84
Figure 60. Value Multicore SoC Design Starts by Region.....	85
Figure 61. Basic SoC Design Starts by Region	86
Figure 62. PLD Design Starts by Region	87
Figure 63. FPGA Design Starts by Region.....	88
Figure 64. Structured ASIC Design Starts by Region	89
Figure 65. Total ASIC Design Starts by Region	90