

ASIC Design Starts: Changes in Industry Dynamics

May 2009

Study No. SC105-09

© Copyright Semico Research, 2009. All rights reserved.

Reproduction in whole or part is prohibited without the express written permission of Semico.

The contents of this report represent the interpretation and analysis of statistics and information that is generally available to the public or released by responsible agencies or individuals, but is not guaranteed as to its accuracy or completeness.

Table of Contents	
List of Tables	ii
List of Figures	iv
Preface	6
Executive Overview	7
Key End-Use Applications.....	8
ASIC Design Start Forecasts	10
Design Starts Definition	10
Key Assumptions for ASIC Design Starts	11
ASIC Design Landscape: 2000 - 2004	12
Decline in Design Starts that Reach Production	15
ASIC Design Start Landscape in 2008 and 2009.....	20
ASIC Design Starts by End-Use Category	28
ASIC Design Starts by Design Complexity	44
ASIC Design Starts by Process Geometry	60
ASIC Design Starts by Region	70
Summary	80

List of Tables

Table 1.	Total Worldwide ASIC Design Starts.....	22
Table 2.	Total Worldwide ASIC Unit Shipments	23
Table 3.	Total Worldwide Identified ASIC Design Starts.....	24
Table 4.	Total Worldwide Identified ASIC Unit Shipments.....	25
Table 5.	Total Worldwide Identified ASIC Design Starts by Methodology.....	26
Table 6.	Total Worldwide Identified ASIC Unit Shipments by Design Methodology	27
Table 7.	Total Worldwide Analog ASIC Design Starts	28
Table 8.	Total Worldwide Analog ASIC Unit Shipments	29
Table 9.	Total Worldwide Mixed Signal ASIC Design Starts	30
Table 10.	Total Worldwide Mixed Signal ASIC Unit Shipments.....	31
Table 11.	Total Worldwide SoC High-end ASIC Design Starts.....	32
Table 12.	Total Worldwide SoC High-end ASIC Unit Shipments	33
Table 13.	Total Worldwide Value SoC ASIC Design Starts	34
Table 14.	Total Worldwide SoC Low-end ASIC Unit Shipments	35
Table 15.	Total Worldwide PLD ASIC Design Starts.....	36
Table 16.	Total Worldwide PLD ASIC Unit Shipments	37
Table 17.	Total Worldwide FPGA ASIC Design Starts.....	38
Table 18.	Total Worldwide FPGA ASIC Unit Shipments.....	39
Table 19.	Total Worldwide Gate Array ASIC Design Starts.....	40
Table 20.	Total Worldwide Gate Array ASIC Unit Shipments	41
Table 21.	Total Worldwide Structured ASIC Design Starts.....	42
Table 22.	Total Worldwide Structured ASIC Unit Shipments	43
Table 23.	Analog Design Start Complexity by Application Category	45
Table 24.	Gate Array Design Start Complexity by Application Category	46
Table 25.	Mixed Signal Design Start Complexity by Application Category.....	47
Table 26.	Performance SoC Design Start Complexity by Application Category	48
Table 27.	Value SoC Design Start Complexity by Application Category.....	49
Table 28.	PLD Design Start Complexity by Application Category	50
Table 29.	FPGA Design Start Complexity by Application Category.....	51
Table 30.	Structured ASIC Design Start Complexity by Application Category.....	52
Table 31.	Total Average Design Start Complexity by Application Category	53
Table 32.	Total Computer Design Start Complexity by Product Type	54
Table 33.	Total Consumer Design Start Complexity by Product Type.....	55
Table 34.	Total Communications Design Start Complexity by Product Type.....	56
Table 35.	Total Automotive Design Start Complexity by Product Type	57
Table 36.	Total Industrial Design Start Complexity by Product Type.....	58
Table 37.	Total Average Design Start Complexity by Product Type.....	59
Table 38.	Analog Design Starts by Process Geometry.....	61
Table 39.	Gate Array Design Starts by Process Geometry.....	62
Table 40.	Mixed Signal Design Starts by Process Geometry	63
Table 41.	Performance SoC Design Starts by Process Geometry	64
Table 42.	Value SoC Design Starts by Process Geometry	65
Table 43.	PLD Design Starts by Process Geometry	66
Table 44.	FPGA Design Starts by Process Geometry	67
Table 45.	Structured ASIC Design Starts by Process Geometry	68
Table 46.	Total ASIC Design Starts by Process Geometry	69
Table 47.	Analog ASIC Design Starts by Region.....	71
Table 48.	Gate Array Design Starts by Region.....	72
Table 49.	Mixed Signal Design Starts by Region	73

Table 50	Performance SoC Design Starts by Region.....	74
Table 51	Value SoC Design Starts by Region	75
Table 52	PLD Design Starts by Region.....	76
Table 53	FPGA Design Starts by Region.....	77
Table 54	Structured ASIC Design Starts by Region	78
Table 55	Total Design Starts by Region.....	79

List of Figures

Figure 1. Increase in SoC Design Costs	16
Figure 2. Worldwide Historical Semiconductor Industry Revenues	19
Figure 3. Worldwide Comparison of ASIC and SoC Design Starts.....	21
Figure 4. Total Worldwide ASIC Design Starts	22
Figure 5. Total Worldwide ASIC Units by Category	23
Figure 6. Total Worldwide ASIC Design Starts by End-Use Category	24
Figure 7. Total Worldwide ASIC Unit Shipments by End-Use Category	25
Figure 8. Total Worldwide ASIC Design Starts by Design Methodology	26
Figure 9. Total Worldwide ASIC Unit Shipments by Design Methodology	27
Figure 10. Total Worldwide Analog ASIC Design Starts by End-Use Category	28
Figure 11. Total Worldwide Analog ASIC Unit Shipments by End-Use Category	29
Figure 12. Total Worldwide Mixed Signal ASIC Design Starts by End-Use Category	30
Figure 13. Total Worldwide Mixed Signal ASIC Unit Shipments by End-Use Category	31
Figure 14. Total Worldwide Performance SoC ASIC Design Starts by End-Use Category	32
Figure 15. Total Worldwide Performance SoC ASIC Unit Shipments by End-Use Category	33
Figure 16. Total Worldwide Value SoC ASIC Design Starts by End-Use Category	34
Figure 17. Total Worldwide Value SoC ASIC Unit Shipments by End-Use Category	35
Figure 18. Total Worldwide PLD ASIC Design Starts by End-Use Category	36
Figure 19. Total Worldwide PLD ASIC Unit Shipments by End-Use Category	37
Figure 20. Total Worldwide FPGA ASIC Design Starts by End-Use Category	38
Figure 21. Total Worldwide FPGA ASIC Unit Shipments by End-Use Category	39
Figure 22. Total Worldwide Gate Array ASIC Design Starts by End-Use Category	40
Figure 23. Total Worldwide Gate Array ASIC Unit Shipments by End-Use Category	41
Figure 24. Total Worldwide Structured ASIC Design Starts by End-Use Category	42
Figure 25. Total Worldwide Structured ASIC Unit Shipments by End-Use Category	43
Figure 26. Analog Design Start Complexity by Application Category	45
Figure 27. Gate Array Design Start Complexity by Application Category	46
Figure 28. Mixed Signal Design Start Complexity by Application Category	47
Figure 29. Performance SoC Design Start Complexity by Application Category	48
Figure 30. Value SoC Design Start Complexity by Application Category	49
Figure 31. PLD Design Start Complexity by Application Category	50
Figure 32. FPGA Design Start Complexity by Application Category	51
Figure 33. Structured ASIC Design Start Complexity by Application Category	52
Figure 34. Total Average Design Start Complexity by Application Category	53
Figure 35. Total Computer Design Start Complexity by Product Type	54
Figure 36. Total Consumer Design Start Complexity by Product Type	55
Figure 37. Total Communications Design Start Complexity by Product Type	56
Figure 38. Total Automotive Design Start Complexity by Product Type	57
Figure 39. Total Industrial Design Start Complexity by Product Type	58
Figure 40. Total Average Design Start Complexity by Product Type	59
Figure 41. Analog Design Starts by Process Geometry	61
Figure 42. Gate Array Design Starts by Process Geometry	62
Figure 43. Mixed Signal Design Starts by Process Geometry	63
Figure 44. Performance SoC Design Starts by Process Geometry	64
Figure 45. Value SoC Design Starts by Process Geometry	65
Figure 46. PLD Design Starts by Process Geometry	66
Figure 47. FPGA Design Starts by Process Geometry	67
Figure 48. Structured ASIC Design Starts by Process Geometry	68

Figure 49. Total ASIC Design Starts by Process Geometry	69
Figure 50. Analog ASIC Design Starts by Region.....	71
Figure 51. Gate Array Design Starts by Region	72
Figure 52. Mixed Signal Design Starts by Region.....	73
Figure 53. Performance SoC Design Starts by Region	74
Figure 54. Value SoC Design Starts by Region.....	75
Figure 55. PLD Design Starts by Region	76
Figure 56. FPGA Design Starts by Region.....	77
Figure 57. Structured ASIC Design Starts by Region.....	78
Figure 58. Total ASIC Design Starts by Region.....	79
