

# **SoC Market Analysis and Forecast: The Emergence of Artificial Intelligence**

**October 2018**

Study Number: **SC104-18**



© Copyright Semico Research Corp. 2018. All rights reserved.

Reproduction in whole or part is prohibited without the express written permission of Semico Research Corp.

The contents of this report represent the interpretation and analysis of statistics and information that is generally available to the public or released by responsible agencies or individuals, but is not guaranteed as to its accuracy or completeness.



## Table of Contents

---

Table of Contents.....	v
List of Tables .....	vi
List of Figures .....	vii
Executive Overview.....	1
Report Objective .....	5
Market Perspective.....	7
New Applications Taking Center Stage in the SoC Market .....	8
New Applications for the 21 <sup>st</sup> Century.....	9
Technologies that are Enabling the New Applications .....	11
State of the Market Report...a Reality Check.....	13
Dispelling the Myths .....	14
Design Productivity Gap.....	21
Mask Set Costs – An Area for Concern .....	27
Disaggregation and Reaggregation of the Semiconductor Industry.....	28
Metamaterials Start to Impact the Market .....	31
The Rise of AI, Deep Learning and Machine Learning .....	39
Growth in the Number of SIP Blocks per Design .....	40
Growth in SoC Complexity .....	43
Die Area Partitioning.....	46
Memory is a Key Element to AI Functionality.....	52
Current Complex SoC Market Trends and Drivers: 2018 .....	56
Changes in the SoC Design Methodology .....	66
Definitions of SoC.....	68
Typical SoC Design .....	78
A New Twist in SoC Development.....	79
Worldwide ASIC Market Forecast.....	88
Worldwide Application Specific Standard Product Market Forecast .....	91
Worldwide SoC Market Forecast .....	95
SoC Market Unit Shipments.....	95
SoC Market Revenue Forecast.....	98
Product and Market Expectations .....	116
Open Issues for the Industry.....	119

# List of Tables

---

Table 1: Dispelling the SoC Myths Ten Years Ago..... 14

Table 2: Dispelling the Same Myths Ten Years Later..... 15

Table 3: SWOTS Chart for SoC Methodology: Strengths ..... 16

Table 4: SWOTS Chart for SoC Methodology: Weaknesses..... 17

Table 5: SWOTS Chart for SoC Methodology: Opportunities ..... 18

Table 6: SWOTS Chart for SoC Methodology: Threats..... 19

Table 7: Evolving List of Metamaterial Candidates..... 33

Table 8: Potential Areas of Nanotechnology/Metamaterials Influence ..... 36

Table 9: History and Forecast of Complex SoC Silicon Design Costs ..... 58

Table 10: History and Forecast of Complex SoC Software Design Costs ..... 59

Table 11: Worldwide ASIC Revenue Forecast by Type ..... 89

Table 12: Worldwide ASSP Revenue Forecast by Type..... 92

Table 13: Unadjusted SoC Unit Shipments Reported to IP Vendors by IP Category ..... 95

Table 14: List of CPU, DSP and Graphics IP Vendors..... 96

Table 15: Adjusted SoC Unit Shipments Collected by IP Vendors ..... 97

Table 16: Worldwide SoC Revenue Forecast by Type ..... 98

## List of Figures

---

Figure 1: Original Design Productivity Gap Concept .....	22
Figure 2: Altering the Design Productivity Gap .....	23
Figure 3: Cadence Design Systems' System Design Enablement Approach .....	24
Figure 4: Synopsys' System-Level Design Approach .....	25
Figure 5: Rising Mask Set Costs .....	27
Figure 6: Outsourcing Drives New Markets.....	30
Figure 7: Periodic Table Adjusted for Metamaterials.....	35
Figure 8: Semiconductor Sales vs. R&D Spending 1960-2023 .....	38
Figure 9: Growth in the Number of SIP Blocks per Design .....	41
Figure 10: Average Number of IP Blocks per SoC Type .....	42
Figure 11: Average SoC Growth Complexity .....	43
Figure 12: Example of SoC Complexity at the Interconnect Level .....	44
Figure 13: Implementation of an On-Chip NoC Architecture .....	45
Figure 14: Rise in the Average Number of Different Types of SIP Blocks .....	46
Figure 15: Advanced Performance Multicore SoC Die Area Partitioning 1999-2023 .....	48
Figure 16: Value Multicore SoC Die Area Partitioning 1999-2023 .....	49
Figure 17: Basic SoC Die Area Partitioning 2008-2023 .....	50
Figure 18: Total Average Die Area Partitioning 1999-2023 .....	51
Figure 19: Continuing Effort to Reduce Memory Footprint for AI Inference Architectures.....	54
Figure 20: Escalating Cost of Complex 1 <sup>st</sup> Time Effort SoC Design .....	56
Figure 21: Comparison of Silicon and Software Design Costs .....	57
Figure 22: Overlap of Silicon, Software and IP Integration Efforts in Complex SoCs .....	60
Figure 23: Design Re-Spin Incidence is Increasing.....	61
Figure 24: Design Costs for Advanced Performance Multicore SoC Moderate over Time.....	63
Figure 25: Design Costs for Value Multicore SoC Moderate Over Time.....	64
Figure 26: Design Costs for Basic SoC Moderate Over Time .....	64
Figure 27: Revised Complexity Definitions for SoCs with AI Functionality Added .....	67
Figure 28: ASIC Market Evolution.....	69
Figure 29: Semico Definition of Advanced Performance Multicore SoC.....	70
Figure 30: Semico Definition of Value Multicore SoC .....	72
Figure 31: Semico Definition of Basic SoC.....	74
Figure 32: Typical SoC Design.....	78
Figure 33: Yesterday's Typical SoC Design .....	81
Figure 34: Today's SoC: System(s)-on-a-Chip .....	81
Figure 35: SoC Architecture Evolving to Meet New Market Requirements .....	82
Figure 36: Semico Definition for Platform SoC.....	84
Figure 37: Semico Definition for Programmable SoC.....	85
Figure 38: Semico Definition for System on a Programmable Chip (SoPC) .....	86
Figure 39: Worldwide ASIC Forecast by Type.....	88
Figure 40: Worldwide ASSP Forecast by Type .....	94
Figure 41: Unadjusted SoC Unit Shipments as Reported to IP Vendors.....	95
Figure 42: Adjusted SoC Unit Shipments.....	97
Figure 43: Worldwide SoC Revenue Forecast by Device Type .....	101
Figure 44: Worldwide SoC Revenue Forecast by SoC Type .....	101
Figure 45: Worldwide Analog SoC Revenue Forecast by Application .....	102
Figure 46: Worldwide Analog SoC Revenue Forecast by Region.....	102
Figure 47: Worldwide Analog SoC Unit Forecast by Application.....	103

Figure 48: Worldwide Analog SoC Unit Forecast by Region .....	103
Figure 49: Worldwide COT SoC Revenue Forecast by Application .....	104
Figure 50: Worldwide COT SoC Revenue Forecast by Region .....	104
Figure 51: Worldwide COT SoC Unit Forecast by Application .....	105
Figure 52: Worldwide COT SoC Unit Forecast by Region.....	105
Figure 53: Worldwide MPR SoC Revenue Forecast by Application .....	106
Figure 54: Worldwide MPR SoC Revenue Forecast by Region .....	106
Figure 55: Worldwide MPR SoC Unit Forecast by Application .....	107
Figure 56: Worldwide MPR SoC Unit Forecast by Region.....	107
Figure 57: Worldwide MCU SoC Revenue Forecast by Application.....	108
Figure 58: Worldwide MCU SoC Revenue Forecast by Region .....	108
Figure 59: Worldwide MCU SoC Unit Forecast by Application .....	109
Figure 60: Worldwide MCU SoC Unit Forecast by Region .....	109
Figure 61: Worldwide Standard Cell SoC Revenue Forecast by Application .....	110
Figure 62: Worldwide Standard Cell SoC Revenue Forecast by Region.....	110
Figure 63: Worldwide Standard Cell SoC Unit Forecast by Application.....	111
Figure 64: Worldwide Standard Cell SoC Unit Forecast by Region.....	111
Figure 65: Worldwide FPGA SoC Revenue Forecast by Application .....	112
Figure 66: Worldwide FPGA SoC Revenue Forecast by Region .....	112
Figure 67: Worldwide FPGA SoC Unit Forecast by Application .....	113
Figure 68: Worldwide FPGA SoC Unit Forecast by Region.....	113
Figure 69: Worldwide Total SoC Revenue Forecast by Application.....	114
Figure 70: Worldwide Total SoC Revenue Forecast by Region .....	114
Figure 71: Worldwide Total SoC Unit Forecast by Application.....	115
Figure 72: Worldwide Total SoC Unit Forecast by Region .....	115
Figure 73: Innovation in the SIP Market Allows Changes in the SoC Market .....	117
Figure 74: Tomorrow's SoC: A Collection of Highly Integrated Subsystems.....	118