

SoC Silicon and Software Design Cost Analysis

SC103-23

May 2023

© Copyright Semico Research, 2023. All rights reserved.

Reproduction in whole or part is prohibited without the express written permission of Semico.

The contents of this report represent the interpretation and analysis of statistics and information that is generally available to the public or released by responsible agencies or individuals, but is not guaranteed as to its accuracy or completeness.

Table of Contents

Table of Contents	i
List of Tables.....	iii
List of Figures	v
I. Executive Overview	7
Silicon and Software Design Costs	7
Emerging AI Functionality and Its Impact on the SoC Design Landscape.....	8
SoC Average Design Costs.....	8
II. Several Interrelated Issues Impact Complex SoC Designs	10
Detailed Definitions for SoC by Type	10
Design Productivity Gap.....	11
The Disaggregation and Reaggregation of the Semiconductor Market	13
The Rise of Metamaterials	16
The Rise of AI, Deep Learning and Machine Learning	16
Rise in the Use of Semiconductor Intellectual Property.....	17
Die Area Partitioning.....	19
Die Area Partitioning for Emerging Architectures with AI.....	24
III. Caveats for Analyzing Complex SoC Design Costs.....	30
IV. Complex SoC Market Trends and Drivers.....	32
Definitions for Categories that Comprise Complex SoC Silicon Design.....	32
Derivative SoC Designs.....	40
Design Costs During First Year of Availability	43
The Rising Cost of IP Integration.....	47
Silicon Respins and Design Cycle Time	48
V. Embedded Software Design Costs	56
Roadmap Projects Rising Software Effort over Time.....	58
Definitions for Categories that Comprise Complex SoC Software Design.....	63
Software Design Costs for SoCs	64
VI. Impact of EDA Tools with AI Functionality.....	74

Potential Savings for Design Costs Through Use of EDA Tools with AI Functionality	79
VII. Impacts of Rising Design Costs on SoC Design Starts	83
Model for the Impact of Rising Design Costs on SoC Design Starts.....	84
Design Complexity Levels.....	84
Total SoC Design Starts by Process Geometry and Design Cost Range	92
Average Design Costs for SoCs by Geometry.....	114
VIII. SoC 1st Effort Design Landscape by Cost.....	119
Number of Most Expensive SoC Designs	119
IX. Summary	125

List of Tables

Table 1: History and Forecast for First-Time Complex SoC Silicon Design Costs.....	34
Table 2: Possible Cost Reductions for 28nm Designs Over Time	36
Table 3: History and Forecast of Advanced Performance Multicore SoC Silicon Design Costs.....	37
Table 4: History and Forecast for Value Multicore SoC Silicon Design Costs	38
Table 5: History and Forecast for Basic SoC Silicon Design Costs.....	39
Table 6: Silicon and Software IP Integration Costs by Process Geometry.....	47
Table 7: Comparison of Silicon and Software IP Integration Costs by Process Geometry	48
Table 8: SoC Unit Volumes to Reach Breakeven	53
Table 9: SoC Unit Volumes to Reach Breakeven After Initial Introduction	55
Table 10: Silicon vs. Software Design Efforts and Costs	56
Table 11: History and Forecast of Advanced Performance Multicore SoC Software Design Costs.....	64
Table 12: History and Forecast for Value Multicore SoC Software Design Costs	65
Table 13: History and Forecast for Basic SoC Software Design Costs.....	66
Table 14: Comparison of Silicon and Software Design Costs by Node and Category in Advanced Architectures	67
Table 15: Comparison of Silicon and Software Design Costs by Node and Category in Value Architectures	70
Table 16: Comparison of Silicon and Software Design Costs by Node and Category in Basic Architectures	72
Table 17: Areas Where EDA Tools with AI Functionality will Impact Silicon and Software Costs	79
Table 18: Silicon and Software Costs Using EDA Tools with AI Functionality One Year after Node Introduction.....	81
Table 19: Possible Silicon and Software Cost Reductions Using EDA Tools with AI Functionality One Year after Node Introduction	82
Table 20: Total Advanced Performance Multicore SoC 1st Time Efforts and Average Design Cost Range.....	85
Table 21: Total Value Multicore SoC 1st Time Efforts and Average Design Cost Range	87
Table 22: Total Basic SoC 1st Time Efforts and Average Design Cost Range.....	89
Table 23: Total SoC 1st Time Efforts and Total Average Design Costs	91
Table 24: Total 180nm SoC 1st Time Efforts and Total Average Design Costs	93
Table 25: Total 130nm SoC 1st Time Efforts and Total Average Design Costs	94
Table 26: Total 90nm SoC 1st Time Efforts and Total Average Design Costs	96
Table 27: Total 65nm SoC 1st Time Efforts and Total Average Design Costs	97
Table 28: Total 40nm SoC 1st Time Efforts and Total Average Design Costs	99
Table 29: Total 28nm SoC 1st Time Efforts and Total Average Design Costs	100
Table 30: Total 20nm SoC 1st Time Efforts and Total Average Design Costs	102
Table 31: Total 14nm SoC 1st Time Efforts and Total Average Design Costs	103
Table 32: Total 10nm SoC 1st Time Efforts and Total Average Design Costs	105
Table 33: Total 7nm SoC 1st Time Efforts and Total Average Design Costs	106
Table 34: Total 5nm SoC 1st Time Efforts and Total Average Design Costs	108
Table 35: Total 3nm SoC 1st Time Efforts and Total Average Design Costs	110
Table 36: Total 2nm SoC 1st Time Efforts and Total Average Design Costs	111
Table 37: Total 1.4nm SoC 1st Time Efforts and Total Average Design Costs	113
Table 38: Advanced Performance Multicore SoC Average Design Costs by Geometry	115

Table 39: Value Multicore SoC Average Design Costs by Geometry	116
Table 40: Basic SoC Average Design Costs by Geometry.....	117
Table 41: Total SoC Average Design Costs by Geometry.....	118
Table 42: Number of Most Expensive SoC Designs by Year 2018–2027	120

List of Figures

Figure 1: Definition for SoC Types with AI Functionality Added.....	11
Figure 2: Altering the Design Productivity Gap	12
Figure 3: Outsourcing Drives New Markets.....	15
Figure 4: Rise in the Use and Reuse of SIP Blocks	18
Figure 5: Rise in the Average Number of Different Types of SIP Blocks.....	18
Figure 6: Rise in the Average Number of Different Types of SIP Blocks by Geometry.....	19
Figure 7: Advanced Performance Multicore SoC Die Area Partitioning 2010-2027	21
Figure 8: Value Multicore SoC Die Area Partitioning 2010-2027	21
Figure 9: Basic SoC Die Area Partitioning 2010-2027	22
Figure 10: Total Average Die Area Partitioning 2010-2027	23
Figure 11: Advanced Performance Multicore SoC AI Die Area Partitioning 2016-2027.....	25
Figure 12: Value Multicore SoC AI Die Area Partitioning 2016-2027	26
Figure 13: Basic SoC AI Die Area Partitioning 2016-2027	27
Figure 14: Total Average SoC AI Die Area Partitioning 2016-2027.....	28
Figure 15: Total Design Costs for First-time Complex SoC Silicon and Software Efforts.....	33
Figure 16: Possible Cost Reductions for 28nm SoC Designs	37
Figure 17: History and Forecast for Advanced Performance Multicore SoC Silicon Design Costs by Year.....	38
Figure 18: History and Forecast for Value Multicore SoC Silicon Design Costs by Year	39
Figure 19: History and Forecast for Basic SoC Silicon Design Costs by Year.....	40
Figure 20: Total First-Time and Derivative SoC Designs	41
Figure 21: Total First-Time SoC Designs.....	41
Figure 22: Total First-Time SoC Designs Without Respins	42
Figure 23: Growth in the Number and Complexity of Rule Checks by Process Geometry.....	43
Figure 24: Comparison of 1 st Effort SoC Design Costs in Initial Year of Availability	44
Figure 25: Design Costs for Advanced Performance Multicore SoCs Moderate over Time	45
Figure 26: Design Costs for Value Multicore SoCs Moderate Over Time	46
Figure 27: Design Costs for Basic SoCs Moderate Over Time.....	46
Figure 28: Rising Costs for IP Integration by Process Geometry for Advanced Performance Multicore SoC.....	47
Figure 29: Design Respin Climate is Worsening	49
Figure 30: Design Cycle Time Increasingly Out of Sync with Market Needs	51
Figure 31: Design Cost vs. Unit Volumes at Process Geometry Introduction	52
Figure 32: Design Costs vs. Unit Volumes.....	54
Figure 33: Projected Path of Improvements Needed for Software Teams at Each Node	58
Figure 34: Projected Path of Impact of AI Functionality Added to EDA Tool Sets.....	59
Figure 35: Virtual Prototyping Tools Accelerate Software Development	60
Figure 36: Cadence's View of System Development Today	61
Figure 37: Cadence's View of System Development Using Advanced Tools	61
Figure 38: Cadence's View of Software Development and System Integration.....	62
Figure 39: History and Forecast for Advanced Performance Multicore SoC Software Design Costs	65
Figure 40: History and Forecast for Value Multicore SoC Software Design Costs.....	66
Figure 41: History and Forecast for Basic SoC Software Design Costs	67
Figure 42: Comparison of Silicon and Software SoC Design Costs in Advanced Architectures.....	69

Figure 43: Comparison of Silicon and Software SoC Design Costs in Value Architectures.....	71
Figure 44: Comparison of Silicon and Software SoC Design Costs in Basic Architectures.....	73
Figure 45: Current Design Flow for Complex SoC Silicon from Synopsys.....	74
Figure 46: Synopsys Design Space Optimization Tool Using AI	75
Figure 47: Cadence Digital Full Flow Optimization with Machine Learning/AI Capability	76
Figure 48: Mentor Catapult HLS AI Toolkit Flow.....	77
Figure 49: Many Mentor Tools Integrate ML Infrastructures	78
Figure 50: Total Advanced Performance Multicore SoC 1 st Time Efforts and Average Design Cost Range	87
Figure 51: Total Value Multicore SoC 1 st Time Efforts and Average Design Cost Range	89
Figure 52: Total Basic SoC 1 st Time Efforts and Average Design Cost Range.....	90
Figure 53: Total SoC 1 st Time Efforts and Total Average Design Cost Range.....	92
Figure 54: Total 180nm SoC 1 st Time Efforts and Total Average Design Costs.....	94
Figure 55: Total 130nm SoC 1 st Time Efforts and Total Average Design Costs.....	95
Figure 56: Total 90nm SoC 1 st Time Efforts and Total Average Design Costs.....	97
Figure 57: Total 65nm SoC 1 st Time Efforts and Total Average Design Costs.....	98
Figure 58: Total 40nm SoC 1 st Time Efforts and Total Average Design Costs.....	100
Figure 59: Total 28nm SoC 1 st Time Efforts and Total Average Design Costs.....	101
Figure 60: Total 20nm SoC 1 st Time Efforts and Total Average Design Costs.....	103
Figure 61: Total 14nm SoC 1 st Time Efforts and Total Average Design Costs	104
Figure 62: Total 10nm SoC 1 st Time Efforts and Total Average Design Costs.....	106
Figure 63: Total 7nm SoC 1 st Time Efforts and Total Average Design Costs.....	107
Figure 64: Total 5nm SoC 1 st Time Efforts and Total Average Design Costs	109
Figure 65: Total 3nm SoC 1 st Time Efforts and Total Average Design Costs	111
Figure 66: Total 2nm SoC 1 st Time Efforts and Total Average Design Costs	112
Figure 67: Total 1.4nm SoC 1 st Time Efforts and Total Average Design Costs	114
Figure 68: Advanced Performance Multicore SoC Average Design Costs by Geometry	115
Figure 69: Value Multicore SoC Average Design Costs by Geometry.....	116
Figure 70: Basic SoC Average Design Costs by Geometry.....	117
Figure 71: Total SoC Average Design Costs by Geometry.....	118
Figure 72: Number of Most Expensive SoC Designs by Year 2008–2027	120
Figure 73: Average SoC Design Costs and Total Average SoC Design Costs	122