



Silicon and Software Design Cost Analysis: The Impact of AI in EDA Tools

SC103-20

May 2020

© Copyright Semico Research, 2020. All rights reserved.

Reproduction in whole or part is prohibited without the express written permission of Semico.

The contents of this report represent the interpretation and analysis of statistics and information that is generally available to the public or released by responsible agencies or individuals, but is not guaranteed as to its accuracy or completeness.

Table of Contents

Table of Contents	i
List of Tables	iii
List of Figures	v
I. Executive Overview	1
II. Several Interrelated Issues Impact Complex SoC Designs.....	4
Detailed Definitions for SoC by Type	4
Design Productivity Gap.....	6
The Disaggregation and Reaggregation of the Semiconductor Market	8
The Rise of Metamaterials	11
The Rise of AI, Deep Learning and Machine Learning	12
Rise in the Use of Semiconductor Intellectual Property.....	13
Die Area Partitioning.....	16
Die Area Partitioning for Emerging Architectures with AI.....	21
III. Caveats for Analyzing Complex SoC Design Costs	27
IV. Current Complex SoC Market Trends and Drivers: 2020	29
Definitions for Categories that Comprise Complex SoC Silicon Design.....	29
Derivative SoC Designs.....	39
Design Costs During First Year of Availability	46
The Rising Cost of IP Integration.....	50
Silicon Respins and Design Cycle Time	52
Effect of Current Economic Conditions.....	56
Embedded Software Design Costs.....	61
Roadmap Projects Rising Software Effort over Time.....	63
Definitions for Categories that Comprise Complex SoC Software Design....	69
Software Design Costs for SoCs	70
VI. Impact of EDA Tools with AI Functionality.....	80
Potential Savings for Design Costs Through Use of EDA Tools with AI Functionality	85
VII. Impacts of Rising Design Costs on SoC Design Starts.....	89
Model for Impact of Rising Design Costs on SoC Design Starts.....	90

Design Complexity Levels.....	90
Total SoC Design Starts by Process Geometry and Design Cost Range	102
180nm	102
130nm	104
90nm	105
65nm	107
40nm	108
28nm	110
20nm	111
14nm	113
10nm	114
7nm	116
5nm	117
3nm	119
2nm	120
Average Design Costs for SoCs by Geometry.....	122
VIII. SoC 1st Effort Design Landscape by Cost	127
Number of Most Expensive SoC Designs	127
IX. Summary.....	135

List of Tables

Table 1: History and Forecast for First-Time Complex SoC Silicon Design Costs.....	32
Table 2: Possible Cost Reductions for 28nm Designs Over Time.....	34
Table 3: History and Forecast of Advanced Performance Multicore SoC Silicon Design Costs	36
Table 4: History and Forecast for Value Multicore SoC Silicon Design Costs	37
Table 5: History and Forecast for Basic SoC Silicon Design Costs	38
Table 6: Comparison of First-Time and Derivative SoC Design Costs	43
Table 7: Comparison of First-Time and Derivative SoC Design Costs Delayed Two Years After Initial Availability	44
Table 8: Comparison of First-Time and Derivative SoC Design Costs in 2020	45
Table 9: Silicon and Software IP Integration Costs by Process Geometry	50
Table 10: Comparison of Silicon and Software IP Integration Costs by Process Geometry	52
Table 11: SoC Unit Volumes to Reach Breakeven.....	58
Table 12: SoC Unit Volumes to Reach Breakeven.....	60
Table 13: Silicon vs. Software Design Efforts and Costs	61
Table 14: History and Forecast of Advanced Performance Multicore SoC Software Design Costs	71
Table 15: History and Forecast for Value Multicore SoC Software Design Costs	72
Table 16: History and Forecast for Basic SoC Software Design Costs.....	73
Table 17: Comparison of Silicon and Software Design Costs by Node and Category in Advanced Architectures.....	74
Table 18: Comparison of Silicon and Software Design Costs by Node and Category in Value Architectures	76
Table 19: Comparison of Silicon and Software Design Costs by Node and Category in Basic Architectures	78
Table 20: Areas Where EDA Tools with AI Functionality will Impact Silicon and Software Costs .	85
Table 21: Silicon and Software Costs Using EDA Tools with AI Functionality One Year after Node Introduction	87
Table 22: Possible Silicon and Software Cost Reductions Using EDA Tools with AI Functionality One Year after Node Introduction.....	88
Table 23: Total Advanced Performance Multicore SoC 1st Time Efforts and Average Design Cost Range	92
Table 24: Total Value Multicore SoC 1st Time Efforts and Average Design Cost Range	94
Table 25: Total Basic SoC 1st Time Efforts and Average Design Cost Range	96
Table 26: Weighted Average Design Costs by Process Geometry for 2019 (M Dollars).....	98
Table 27: Weighted Average Design Costs by Process Geometry for 2025 (M Dollars).....	99
Table 28: Total SoC 1st Time Efforts and Total Average Design Costs	100
Table 29: Total 180nm SoC 1st Time Efforts and Total Average Design Costs	102
Table 30: Total 130nm SoC 1st Time Efforts and Total Average Design Costs	104
Table 31: Total 90nm SoC 1st Time Efforts and Total Average Design Costs	105
Table 32: Total 65nm SoC 1st Time Efforts and Total Average Design Costs	107
Table 33: Total 40nm SoC 1st Time Efforts and Total Average Design Costs	108
Table 34: Total 28nm SoC 1st Time Efforts and Total Average Design Costs	110
Table 35: Total 20nm SoC 1st Time Efforts and Total Average Design Costs	111

Table 36: Total 14nm SoC 1st Time Efforts and Total Average Design Costs	113
Table 37: Total 10nm SoC 1st Time Efforts and Total Average Design Costs	114
Table 38: Total 7nm SoC 1st Time Efforts and Total Average Design Costs	116
Table 39: Total 5nm SoC 1st Time Efforts and Total Average Design Costs	117
Table 40: Total 3nm SoC 1st Time Efforts and Total Average Design Costs	119
Table 41: Total 2nm SoC 1st Time Efforts and Total Average Design Costs	120
Table 42: Advanced Performance Multicore SoC Average Design Costs by Geometry.....	122
Table 43: Value Multicore SoC Average Design Costs by Geometry	123
Table 44: Basic SoC Average Design Costs by Geometry	124
Table 45: Total SoC Average Design Costs by Geometry	125
Table 46: Number of Most Expensive SoC Designs by Year 2016–2025.....	128

List of Figures

Figure 1: Definition for SoC Types with AI Functionality Added	5
Figure 2: Altering the Design Productivity Gap.....	7
Figure 3: Outsourcing Drives New Markets.....	10
Figure 4: Rise in the Use and Reuse of SIP Blocks.....	14
Figure 5: Rise in the Average Number of Different Types of SIP Blocks	14
Figure 6: Rise in the Average Number of Different Types of SIP Blocks by Geometry	15
Figure 7: Advanced Performance Multicore SoC Die Area Partitioning 1999-2025	18
Figure 8: Value Multicore SoC Die Area Partitioning 1999-2025.....	18
Figure 9: Basic SoC Die Area Partitioning 2008-2025	19
Figure 10: Total Average Die Area Partitioning 1999-2025	20
Figure 11: Advanced Performance Multicore SoC AI Die Area Partitioning 2016-2025.....	22
Figure 12: Value Multicore SoC AI Die Area Partitioning 2016-2025	23
Figure 13: Basic SoC AI Die Area Partitioning 2016-2025	24
Figure 14: Total Average SoC AI Die Area Partitioning 2016-2025	25
Figure 15: Total Design Costs for First-time Complex SoC Silicon and Software Efforts	31
Figure 16: Possible Cost Reductions for 28nm SoC Designs	35
Figure 17: History and Forecast for Advanced Performance Multicore SoC Silicon Design Costs by Year	36
Figure 18: History and Forecast for Value Multicore SoC Silicon Design Costs by Year	37
Figure 19: History and Forecast for Basic SoC Silicon Design Costs by Year.....	38
Figure 20: Total First-Time and Derivative SoC Designs	39
Figure 21: Total First-Time SoC Designs.....	40
Figure 22: Total First-Time SoC Designs Without Respins	41
Figure 23: Comparison of First-Time 28nm Design and Derivative Design Costs at Introduction	42
Figure 24: Comparison of First-Time 28nm Design Costs Delayed Two Years After First Availability	44
Figure 25: Comparison of First-Time 28nm Design and Derivatives in 2020.....	45
Figure 26: Growth in the Number and Complexity of Rule Checks by Process Geometry	46
Figure 27: Comparison of 1 st Effort SoC Design Costs in Initial Year of Availability.....	47
Figure 28: Design Costs for Advanced Performance Multicore SoC Moderate over Time.....	48
Figure 29: Design Costs for Value Multicore SoC Moderate Over Time	49
Figure 30: Design Costs for Basic SoC Moderate Over Time	49
Figure 31: Rising Costs for IP Integration by Process Geometry.....	51
Figure 32: Design Respin Climate is Worsening.....	53
Figure 33: Design Cycle Time Increasingly Out of Sync with Market Needs.....	55
Figure 34: Design Cost vs. Unit Volumes at Process Geometry Introduction.....	57
Figure 35: Design Costs vs. Unit Volumes Using 2020 Costs	59
Figure 36: Projected Path of Improvements Needed for Software Teams at Each Node	63
Figure 37: Projected Path of Impact of AI Functionality Added to EDA Tool Sets.....	64
Figure 38: Virtual Prototyping Tools Accelerate Software Development.....	65
Figure 39: Cadence's View of System Development Today.....	66
Figure 40: Cadence's View of System Development Using Advanced Tools	67
Figure 41: Cadence's View of Software Development and System Integration	68

Figure 42: History and Forecast for Advanced Performance Multicore SoC Software Design Costs	71
Figure 43: History and Forecast for Value Multicore SoC Software Design Costs	72
Figure 44: History and Forecast for Basic SoC Software Design Costs.....	73
Figure 45: Comparison of Silicon and Software SoC Design Costs in Advanced Architectures	75
Figure 46: Comparison of Silicon and Software SoC Design Costs in Value Architectures.....	77
Figure 47: Comparison of Silicon and Software SoC Design Costs in Basic Architectures.....	79
Figure 48: Current Design Flow for Complex SoC Silicon from Synopsys	80
Figure 49: Synopsys Design Space Optimization Tool Using AI	81
Figure 50: Cadence Digital Full Flow Optimization with Machine Learning/AI Capability.....	82
Figure 51: Mentor Catapult HLS AI Toolkit Flow.....	83
Figure 52: Many Mentor Tools Integrate ML Infrastructures.....	84
Figure 53: Total Advanced Performance Multicore SoC 1 st Time Efforts and Average Design Cost Range	93
Figure 54: Total Value Multicore SoC 1 st Time Efforts and Average Design Cost Range	95
Figure 55: Total Basic SoC 1 st Time Efforts and Average Design Cost Range	97
Figure 56: Total SoC 1 st Time Efforts and Total Average Design Cost Range	101
Figure 57: Total 180nm SoC 1 st Time Efforts and Total Average Design Costs	103
Figure 58: Total 130nm SoC 1 st Time Efforts and Total Average Design Costs	105
Figure 59: Total 90nm SoC 1 st Time Efforts and Total Average Design Costs	106
Figure 60: Total 65nm SoC 1 st Time Efforts and Total Average Design Costs	108
Figure 61: Total 40nm SoC 1 st Time Efforts and Total Average Design Costs	109
Figure 62: Total 28nm SoC 1 st Time Efforts and Total Average Design Costs	111
Figure 63: Total 20nm SoC 1 st Time Efforts and Total Average Design Costs	112
Figure 64: Total 14nm SoC 1 st Time Efforts and Total Average Design Costs	114
Figure 65: Total 10nm SoC 1 st Time Efforts and Total Average Design Costs	115
Figure 66: Total 7nm SoC 1 st Time Efforts and Total Average Design Costs	117
Figure 67: Total 5nm SoC 1 st Time Efforts and Total Average Design Costs	118
Figure 68: Total 3nm SoC 1 st Time Efforts and Total Average Design Costs	120
Figure 69: Total 2nm SoC 1 st Time Efforts and Total Average Design Costs	121
Figure 70: Advanced Performance Multicore SoC Average Design Costs by Geometry	123
Figure 71: Value Multicore SoC Average Design Costs by Geometry	124
Figure 72: Basic SoC Average Design Costs by Geometry.....	125
Figure 73: Total SoC Average Design Costs by Geometry.....	126
Figure 74: Number of Most Expensive SoC Designs by Year 2008–2025	128
Figure 75: Distribution of 1 st Effort SoC Designs by Silicon Design Cost.....	130
Figure 76: Average SoC Design Costs and Total Average SoC Design Costs	132