

System(s)-on-a-Chip:
Changes in SoC Design Methodology

March 2013
Study Number: **SC101-13**

© Copyright Semico Research Corp. 2013. All rights reserved.

Reproduction in whole or part is prohibited without the express written permission of Semico Research Corp.

The contents of this report represent the interpretation and analysis of statistics and information that is generally available to the public or released by responsible agencies or individuals, but is not guaranteed as to its accuracy or completeness.

Table of Contents

Table of Contents	v
List of Tables.....	vi
List of Figures	vii
Executive Overview	1
Report Objective	4
Market Perspective	6
State of the Market Report...a Reality Check	8
Dispelling the Myths.....	9
Design Productivity Gap.....	13
Mask Set Costs – An Area for Concern.....	19
Disaggregation of the Semiconductor Industry	20
Growth in the Number of SIP Blocks per Design.....	22
Die Area Partitioning	24
Current Complex SoC Market Trends and Drivers: 2013	30
Changes in the SoC Design methodology	39
Definitions of SoC.....	41
Typical SoC Design	49
A New Twist in SoC Development	50
Worldwide ASIC Market Forecast.....	58
Worldwide Application Specific Standard Product Market Forecast.....	61
Worldwide SoC Market Forecast	65
SoC Market Unit Shipments	65
SoC Market Revenue Forecast.....	68
Product and Market Expectations.....	86
Open Issues for the Industry.....	89

List of Tables

Table 1. Dispelling the SoC Myths.....	9
Table 2. Dispelling the Same Myths Ten Years Later.....	10
Table 3. SWOTS Chart for SoC Methodology.....	11
Table 4: History and Forecast of Complex SoC Silicon Design Costs.....	32
Table 5: History and Forecast of Complex SoC Software Design Costs.....	33
Table 6. Worldwide ASIC Revenue Forecast by Type.....	59
Table 7. Worldwide ASSP Revenue Forecast by Type.....	62
Table 8: Unadjusted SoC Unit Shipments Reported to IP Vendors by IP Category.....	65
Table 9: List of CPU, DSP and Graphics IP Vendors.....	66
Table 10: Adjusted SoC Unit Shipments Collected by IP Vendors.....	67
Table 11. Worldwide SoC Revenue Forecast by Type.....	68

List of Figures

Figure 1: Design Productivity Gap.....	14
Figure 2: Altering the Design Productivity Gap.....	15
Figure 3: Cadence Design Systems System Level Design Approach.....	16
Figure 4: Synopsys System Level Design Approach	17
Figure 5: Rising Mask Set Costs	19
Figure 6: Outsourcing Drives New Markets.....	21
Figure 7: Growth in the Number of SIP Blocks per Design.....	23
Figure 8: Rise in the Average Number of Different Types of SIP Blocks	23
Figure 9: Advanced Performance Multicore SoC Die Area Partitioning 1999-2017	25
Figure 10: Value Multicore SoC Die Area Partitioning 1999-2017	26
Figure 11: Basic SoC Die Area Partitioning 1999-2017	27
Figure 12: Total Average Die Area Partitioning 1999-2017.....	28
Figure 13: Escalating Cost of Complex 1 st Time Effort SoC Design.....	30
Figure 14: Comparison of Silicon and Software Design Costs	31
Figure 15: Design Re-Spin Climate is Moderating	34
Figure 16: Design Costs for Adv. Perf. Multicore SoC Moderate over Time	36
Figure 17: Design Costs for Value Multicore SoC Moderate Over Time	37
Figure 18: Design Costs for Basic SoC Moderate Over Time	38
Figure 19: Revised Complexity Definitions for SoCs	40
Figure 20. ASIC Market Evolution	42
Figure 21. Semico Definition of “Advanced Performance Multi-core” SoC	43
Figure 22. Semico Definition of “Value Multi-core” SoC	44
Figure 23. Semico Definition of “Basic” SoC.....	46
Figure 24. Typical SoC Design	49
Figure 25. Yesterdays’ Typical SoC Design	52
Figure 26. Today’s SoC: System(s)-on-a-Chip	52
Figure 27. Semico Definition of “Platform” SoC.....	54
Figure 28. Semico Definition for Programmable SoC	55
Figure 29. Semico Definition for System on a Programmable Chip (SoPC)	56
Figure 30. Worldwide ASIC Forecast by Type.....	58
Figure 31. Worldwide ASSP Forecast by Type	64
Figure 32: Unadjusted SoC Unit Shipments as Reported to IP Vendors.....	65
Figure 33: Adjusted SoC Unit Shipments	67
Figure 34. Worldwide SoC Forecast by Type	71
Figure 35. Worldwide SoC Forecast by Device Type.....	71
Figure 36. Worldwide SoC Revenue Forecast for Analog by Type.....	72
Figure 37. Worldwide Analog SoC Revenue Forecast by Region	72
Figure 38. Worldwide SoC Unit Forecast for Analog by Type.....	73
Figure 39. Worldwide Analog SoC Unit Forecast by Region	73
Figure 40. Worldwide COT SoC Revenue Forecast by Type	74
Figure 41. Worldwide COT SoC Revenue Forecast by Region	74
Figure 42. Worldwide COT SoC Unit Forecast by Type	75
Figure 43. Worldwide COT SoC Unit Forecast by Region.....	75
Figure 44. Worldwide MPR SoC Revenue Forecast by Type.....	76
Figure 45. Worldwide MPR SoC Revenue Forecast by Region.....	76
Figure 46. Worldwide MPR SoC Unit Forecast by Type.....	77
Figure 47. Worldwide MPR SoC Unit Forecast by Region	77
Figure 48. Worldwide MCU SoC Revenue Forecast by Type	78
Figure 49. Worldwide MCU SoC Revenue Forecast by Region.....	78
Figure 50. Worldwide MCU SoC Unit Forecast by Type	79

Figure 51. Worldwide MCU SoC Unit Forecast by Region	79
Figure 52. Worldwide Standard Cell SoC Revenue Forecast by Type	80
Figure 53. Worldwide Standard Cell SoC Revenue Forecast by Region.....	80
Figure 54. Worldwide Standard Cell SoC Unit Forecast by Type.....	81
Figure 55. Worldwide Standard Cell SoC Unit Forecast by Region	81
Figure 56. Worldwide FPGA SoC Revenue Forecast by Type	82
Figure 57. Worldwide FPGA SoC Revenue Forecast by Region	82
Figure 58. Worldwide FPGA SoC Unit Forecast by Type	83
Figure 59. Worldwide FPGA SoC Unit Forecast by Region.....	83
Figure 60. Worldwide Total SoC Revenue Forecast by Type	84
Figure 61. Worldwide Total SoC Revenue Forecast by Region.....	84
Figure 62. Worldwide Total SoC Unit Forecast by Type	85
Figure 63. Worldwide Total SoC Unit Forecast by Region.....	85
Figure 64. Innovation in the SIP Market Allows Changes in the SoC Market	87
Figure 65. Tomorrows SoC: A Collection of Highly Integrated ‘Subsystems’	88